HITDAQ/FPGA_nios/hit_pat_bsp/linker.h
2024-10-11 14:26:20 +02:00

104 lines
3.1 KiB
C

/*
* linker.h - Linker script mapping information
*
* Machine generated for CPU 'cpu' in SOPC Builder design 'q_sys'
* SOPC Builder design path: D:/hit20v3/software/hit_pat/q_sys.sopcinfo
*
* Generated: Fri Oct 11 10:12:20 CEST 2024
*/
/*
* DO NOT MODIFY THIS FILE
*
* Changing this file will have subtle consequences
* which will almost certainly lead to a nonfunctioning
* system. If you do modify this file, be aware that your
* changes will be overwritten and lost when this file
* is generated again.
*
* DO NOT MODIFY THIS FILE
*/
/*
* License Agreement
*
* Copyright (c) 2008
* Altera Corporation, San Jose, California, USA.
* All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
* This agreement shall be governed in all respects by the laws of the State
* of California and by the laws of the United States of America.
*/
#ifndef __LINKER_H_
#define __LINKER_H_
/*
* BSP controls alt_load() behavior in crt0.
*
*/
#define ALT_LOAD_EXPLICITLY_CONTROLLED
/*
* Base address and span (size in bytes) of each linker region
*
*/
#define CALIBRATION_RAM_REGION_BASE 0x18403400
#define CALIBRATION_RAM_REGION_SPAN 640
#define DDR3_RAM_BEFORE_EXCEPTION_REGION_BASE 0x8000000
#define DDR3_RAM_BEFORE_EXCEPTION_REGION_SPAN 288
#define DDR3_RAM_REGION_BASE 0x8000120
#define DDR3_RAM_REGION_SPAN 134217440
#define DESCRIPTOR_MEMORY_REGION_BASE 0x18400000
#define DESCRIPTOR_MEMORY_REGION_SPAN 8192
#define EXT_FLASH_AVL_MEM_REGION_BASE 0x14000020
#define EXT_FLASH_AVL_MEM_REGION_SPAN 67108832
#define ONCHIP_FLASH_DATA_REGION_BASE 0x18200000
#define ONCHIP_FLASH_DATA_REGION_SPAN 1441792
#define RESET_REGION_BASE 0x14000000
#define RESET_REGION_SPAN 32
/*
* Devices associated with code sections
*
*/
#define ALT_EXCEPTIONS_DEVICE DDR3_RAM
#define ALT_RESET_DEVICE EXT_FLASH_AVL_MEM
#define ALT_RODATA_DEVICE DDR3_RAM
#define ALT_RWDATA_DEVICE DDR3_RAM
#define ALT_TEXT_DEVICE DDR3_RAM
/*
* Initialization code at the reset address is allowed (e.g. no external bootloader).
*
*/
#define ALT_ALLOW_CODE_AT_RESET
#endif /* __LINKER_H_ */