HITDAQ/FPGA_firmware/q_sys/q_sys_inst.v
2024-10-11 14:49:54 +02:00

68 lines
9.8 KiB
Verilog

q_sys u0 (
.altpll_shift_c0_clk (<connected-to-altpll_shift_c0_clk>), // altpll_shift_c0.clk
.altpll_shift_locked_conduit_export (<connected-to-altpll_shift_locked_conduit_export>), // altpll_shift_locked_conduit.export
.button_pio_external_connection_export (<connected-to-button_pio_external_connection_export>), // button_pio_external_connection.export
.clock_bridge_0_in_clk_clk (<connected-to-clock_bridge_0_in_clk_clk>), // clock_bridge_0_in_clk.clk
.ddr3_ram_pll_ref_clk_clk (<connected-to-ddr3_ram_pll_ref_clk_clk>), // ddr3_ram_pll_ref_clk.clk
.debug_uart_external_connection_rxd (<connected-to-debug_uart_external_connection_rxd>), // debug_uart_external_connection.rxd
.debug_uart_external_connection_txd (<connected-to-debug_uart_external_connection_txd>), // .txd
.enet_pll_c0_clk (<connected-to-enet_pll_c0_clk>), // enet_pll_c0.clk
.enet_pll_c1_clk (<connected-to-enet_pll_c1_clk>), // enet_pll_c1.clk
.enet_pll_c2_clk (<connected-to-enet_pll_c2_clk>), // enet_pll_c2.clk
.enet_pll_c3_clk (<connected-to-enet_pll_c3_clk>), // enet_pll_c3.clk
.enet_pll_c4_clk (<connected-to-enet_pll_c4_clk>), // enet_pll_c4.clk
.enet_pll_locked_conduit_export (<connected-to-enet_pll_locked_conduit_export>), // enet_pll_locked_conduit.export
.eth_tse_mac_mdio_connection_mdc (<connected-to-eth_tse_mac_mdio_connection_mdc>), // eth_tse_mac_mdio_connection.mdc
.eth_tse_mac_mdio_connection_mdio_in (<connected-to-eth_tse_mac_mdio_connection_mdio_in>), // .mdio_in
.eth_tse_mac_mdio_connection_mdio_out (<connected-to-eth_tse_mac_mdio_connection_mdio_out>), // .mdio_out
.eth_tse_mac_mdio_connection_mdio_oen (<connected-to-eth_tse_mac_mdio_connection_mdio_oen>), // .mdio_oen
.eth_tse_mac_rgmii_connection_rgmii_in (<connected-to-eth_tse_mac_rgmii_connection_rgmii_in>), // eth_tse_mac_rgmii_connection.rgmii_in
.eth_tse_mac_rgmii_connection_rgmii_out (<connected-to-eth_tse_mac_rgmii_connection_rgmii_out>), // .rgmii_out
.eth_tse_mac_rgmii_connection_rx_control (<connected-to-eth_tse_mac_rgmii_connection_rx_control>), // .rx_control
.eth_tse_mac_rgmii_connection_tx_control (<connected-to-eth_tse_mac_rgmii_connection_tx_control>), // .tx_control
.eth_tse_mac_status_connection_set_10 (<connected-to-eth_tse_mac_status_connection_set_10>), // eth_tse_mac_status_connection.set_10
.eth_tse_mac_status_connection_set_1000 (<connected-to-eth_tse_mac_status_connection_set_1000>), // .set_1000
.eth_tse_mac_status_connection_eth_mode (<connected-to-eth_tse_mac_status_connection_eth_mode>), // .eth_mode
.eth_tse_mac_status_connection_ena_10 (<connected-to-eth_tse_mac_status_connection_ena_10>), // .ena_10
.eth_tse_pcs_mac_rx_clock_connection_clk (<connected-to-eth_tse_pcs_mac_rx_clock_connection_clk>), // eth_tse_pcs_mac_rx_clock_connection.clk
.eth_tse_pcs_mac_tx_clock_connection_clk (<connected-to-eth_tse_pcs_mac_tx_clock_connection_clk>), // eth_tse_pcs_mac_tx_clock_connection.clk
.ext_flash_flash_dataout_conduit_dataout (<connected-to-ext_flash_flash_dataout_conduit_dataout>), // ext_flash_flash_dataout.conduit_dataout
.ext_flash_flash_dclk_out_conduit_dclk_out (<connected-to-ext_flash_flash_dclk_out_conduit_dclk_out>), // ext_flash_flash_dclk_out.conduit_dclk_out
.ext_flash_flash_ncs_conduit_ncs (<connected-to-ext_flash_flash_ncs_conduit_ncs>), // ext_flash_flash_ncs.conduit_ncs
.frame_timer_export (<connected-to-frame_timer_export>), // frame_timer.export
.led_pio_external_connection_export (<connected-to-led_pio_external_connection_export>), // led_pio_external_connection.export
.mem_if_ddr3_emif_0_status_local_init_done (<connected-to-mem_if_ddr3_emif_0_status_local_init_done>), // mem_if_ddr3_emif_0_status.local_init_done
.mem_if_ddr3_emif_0_status_local_cal_success (<connected-to-mem_if_ddr3_emif_0_status_local_cal_success>), // .local_cal_success
.mem_if_ddr3_emif_0_status_local_cal_fail (<connected-to-mem_if_ddr3_emif_0_status_local_cal_fail>), // .local_cal_fail
.mem_resetn_in_reset_reset_n (<connected-to-mem_resetn_in_reset_reset_n>), // mem_resetn_in_reset.reset_n
.memory_mem_a (<connected-to-memory_mem_a>), // memory.mem_a
.memory_mem_ba (<connected-to-memory_mem_ba>), // .mem_ba
.memory_mem_ck (<connected-to-memory_mem_ck>), // .mem_ck
.memory_mem_ck_n (<connected-to-memory_mem_ck_n>), // .mem_ck_n
.memory_mem_cke (<connected-to-memory_mem_cke>), // .mem_cke
.memory_mem_cs_n (<connected-to-memory_mem_cs_n>), // .mem_cs_n
.memory_mem_dm (<connected-to-memory_mem_dm>), // .mem_dm
.memory_mem_ras_n (<connected-to-memory_mem_ras_n>), // .mem_ras_n
.memory_mem_cas_n (<connected-to-memory_mem_cas_n>), // .mem_cas_n
.memory_mem_we_n (<connected-to-memory_mem_we_n>), // .mem_we_n
.memory_mem_reset_n (<connected-to-memory_mem_reset_n>), // .mem_reset_n
.memory_mem_dq (<connected-to-memory_mem_dq>), // .mem_dq
.memory_mem_dqs (<connected-to-memory_mem_dqs>), // .mem_dqs
.memory_mem_dqs_n (<connected-to-memory_mem_dqs_n>), // .mem_dqs_n
.memory_mem_odt (<connected-to-memory_mem_odt>), // .mem_odt
.reset_reset_n (<connected-to-reset_reset_n>), // reset.reset_n
.sensor_in_adc_data (<connected-to-sensor_in_adc_data>), // sensor.in_adc_data
.sensor_in_trg (<connected-to-sensor_in_trg>), // .in_trg
.sensor_out_adc_clk (<connected-to-sensor_out_adc_clk>), // .out_adc_clk
.sensor_out_adc_cnv (<connected-to-sensor_out_adc_cnv>), // .out_adc_cnv
.sensor_out_sensor_clk (<connected-to-sensor_out_sensor_clk>), // .out_sensor_clk
.sensor_out_sensor_gain (<connected-to-sensor_out_sensor_gain>), // .out_sensor_gain
.sensor_out_sensor_rst (<connected-to-sensor_out_sensor_rst>), // .out_sensor_rst
.sensor_status_status_out (<connected-to-sensor_status_status_out>), // sensor_status.status_out
.sensor_synchro_ext_input (<connected-to-sensor_synchro_ext_input>), // sensor_synchro.ext_input
.sensor_synchro_serial_rx (<connected-to-sensor_synchro_serial_rx>), // .serial_rx
.sensor_synchro_serial_tx (<connected-to-sensor_synchro_serial_tx>), // .serial_tx
.sys_clk_clk (<connected-to-sys_clk_clk>) // sys_clk.clk
);