9 lines
164 B
Verilog
9 lines
164 B
Verilog
div div_inst (
|
|
.clken ( clken_sig ),
|
|
.clock ( clock_sig ),
|
|
.denom ( denom_sig ),
|
|
.numer ( numer_sig ),
|
|
.quotient ( quotient_sig ),
|
|
.remain ( remain_sig )
|
|
);
|