49 lines
1.3 KiB
Verilog
49 lines
1.3 KiB
Verilog
// (C) 2001-2019 Intel Corporation. All rights reserved.
|
|
// Your use of Intel Corporation's design tools, logic functions and other
|
|
// software and tools, and its AMPP partner logic functions, and any output
|
|
// files from any of the foregoing (including device programming or simulation
|
|
// files), and any associated documentation or information are expressly subject
|
|
// to the terms and conditions of the Intel Program License Subscription
|
|
// Agreement, Intel FPGA IP License Agreement, or other applicable
|
|
// license agreement, including, without limitation, that your use is for the
|
|
// sole purpose of programming logic devices manufactured by Intel and sold by
|
|
// Intel or its authorized distributors. Please refer to the applicable
|
|
// agreement for further details.
|
|
|
|
|
|
`timescale 1 ps / 1 ps
|
|
|
|
module rw_manager_lfsr12(
|
|
clk,
|
|
nrst,
|
|
ena,
|
|
word
|
|
);
|
|
|
|
input clk;
|
|
input nrst;
|
|
input ena;
|
|
output reg [11:0] word;
|
|
|
|
always @(posedge clk or negedge nrst) begin
|
|
if(~nrst) begin
|
|
word <= 12'b101001101011;
|
|
end
|
|
else if(ena) begin
|
|
word[11] <= word[0];
|
|
word[10] <= word[11];
|
|
word[9] <= word[10];
|
|
word[8] <= word[9];
|
|
word[7] <= word[8];
|
|
word[6] <= word[7];
|
|
word[5] <= word[6] ^ word[0];
|
|
word[4] <= word[5];
|
|
word[3] <= word[4] ^ word[0];
|
|
word[2] <= word[3];
|
|
word[1] <= word[2];
|
|
word[0] <= word[1] ^ word[0];
|
|
end
|
|
end
|
|
|
|
endmodule
|