HITDAQ/FPGA_firmware/sensor_algo_qsys/div.qip

7 lines
418 B
Plaintext
Raw Normal View History

2024-10-11 14:42:06 +02:00
set_global_assignment -name IP_TOOL_NAME "LPM_DIVIDE"
set_global_assignment -name IP_TOOL_VERSION "19.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "div.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "div.bsf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "div_inst.v"]