HITDAQ/FPGA_firmware/clkctrl/clkctrl.spd

11 lines
288 B
Plaintext
Raw Normal View History

2024-10-11 14:42:06 +02:00
<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
<file
path="simulation/submodules/clkctrl_altclkctrl_0.v"
type="VERILOG"
library="altclkctrl_0" />
<file path="simulation/clkctrl.v" type="VERILOG" />
<topLevel name="clkctrl" />
<deviceFamily name="max10" />
</simPackage>